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ABSTRACT 
In Electronics adders are used widely. An adder performance is analysed using trems delay and power comsumption. 
This paper contains various adders simulated using Mentor graphics in180 nm technology and their comparsion using 
power delay product. 
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     INTRODUCTION
In designing of adders we need to concentrate on factors like power consumption, number of transistor, delay. In today 
time power consumption is very important factor. Adder is a basic building block in digital design .Hence we need to 
focus on performance of adders so that, overall performance of circuit can be improved.By improving specification 
like power, number of transistor and capacitance of circuit, overall performance is drastically improved. [1,2]. In 
digital design three ways of power dissipationareas following : 
1.Leakage Power: Power dissipation when transistor is in cut off. 
2. Short Circuit Power: When a short circuit exist between applied voltage and ground.  
3. Switching Power: Due to continuous charging and discharging of capacitance in circuit.. 
 
There are 6 chapter sections. Chapter I deals with basics of adder. Second chapter contains previous adders with their 
merits and demerits. In chapter three, adder with less number of transistor are explained.In chapter IV and V discuss 
new approach and comparison with already present. 
 
ADDER 
For addition of two numbers addersare used. Oldest technology uses static CMOS for adder as Fig. 1. Its merits are 
easy design, small voltage to operate and comfortable in resizing the transistor [3].  Static CMOS uses same number 
of NMOS and PMOS, hence more area requirement increases.  For this compensation domino logic has been used [4]. 
Dynamic circuit when design with static circuit then logic is called Domino gate [5] as in Fig. 2. These circuits are 
faster and less power consumption but are not used for multilevel circuits [6]. 
 
 
Fig. 1: Static CMOS Adder Circuit. 
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Fig. 2: Domino Logic Full Adder. 
 
LESS TRANSISTOR COUNT TYPE FULL ADDER 
Mainly two transistors in this family are 10T and 14T.  They require less number of transistors Fig. 3[5]. But they 
suffer problem of threshold voltage drop. 
 
 
Fig 3:10 T adder circuit. 
 
 
Fig. 4: 14 T Adder Circuit. 
 
Another less transistor count type full adder is 14 T, it requires only 14 transistor.They produce XOR/XNOR function 
at same time, so delay decreases and power delay product become less. 
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HYBRID ADDER AND COMPARISION  
Figure 5dictates module 1[8]. Main problem occurs due to threshold voltage drop and due to transition from 01 t0 00. 
 
 
Fig. 5: Module 1 of adder circuit. 
 
 
Fig. 6: Modified Module 1 circuit. 
 
Low power response of this circuit is not good. Hence to improve this problem of threshold voltage drop we will now 
use two transistor i.e. PMOS and NMOS in series as given in figure 6, it is called modified module 1. They will solve 
problem of transition of 01 to 00. By doing so full voltage will be made available at output. Hence less power is 
dissipated,inmodule 2 contains multiplexer to select sum or carry outputin Fig. 7 and 8 respectively. The results and 
performance are given and compared. 
 
 
Fig. 7: Module 2 for adder circuit. 
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Fig.8: Module 3 for adder circuit. 
 
By using multiplexer carry output is in module 3 [10]. Combining all three modules of adder as in Fig.9. 
 
 
Fig. 9: Modified Hybrid full adder. 
 
Table 1:Analysis of existing adders 
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Fig. 10: Output waveforms depicting delay. 
 
 
Fig. 11: Modified Hybrid Full Adder. 
 
CONCLUSIONS 
Adder are most widely used in low power VLSI, microprocontroller etc. complete study of all previous adder and 
newly hybrid adder is done in this paper also from result obtained it is clear that newly designed adder consumed less 
power  and hence more efficient capability of new  hybrid adder is better. For applications where less power delay 
product is required our new designed adder is more efficient and  can be used . 
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